AMD Zen 6 Venice CPUs Add Hardware Level Fix For SRSO Vulnerability
AMD Zen 6 Venice: Early QEMU code points to a silicon fix, broader vector support and practical gains for cloud operators. Data center operators may soon get relief from one of AMD’s most persistent speculative execution problems. A QEMU patch submitted by AMD engineer Ben Cheatham adds an EPYC Venice processor model based on the … Read more